-
Notifications
You must be signed in to change notification settings - Fork 0
/
entry.S.old
314 lines (245 loc) · 7.83 KB
/
entry.S.old
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
/*
* MIT License
*
* Copyright (c) 2018, Sergey Matyukevich
* (c) 2020, Santiago Pagani <[email protected]>
*
* Permission is hereby granted, free of charge, to any person
* obtaining a copy of this software and associated documentation
* files (the "Software"), to deal in the Software without
* restriction, including without limitation the rights to use, copy,
* modify, merge, publish, distribute, sublicense, and/or sell copies
* of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be
* included in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
*/
#include <raspi/entry.h>
.macro handle_invalid_entry type
kernel_entry
mov x0, #\type
bl show_invalid_entry_message
b err_hang
.endm
.macro ventry label
.align 7
b \label
.endm
.macro kernel_entry
sub sp, sp, #S_FRAME_SIZE
stp x0, x1, [sp, #16 * 0]
stp x2, x3, [sp, #16 * 1]
stp x4, x5, [sp, #16 * 2]
stp x6, x7, [sp, #16 * 3]
stp x8, x9, [sp, #16 * 4]
stp x10, x11, [sp, #16 * 5]
stp x12, x13, [sp, #16 * 6]
stp x14, x15, [sp, #16 * 7]
stp x16, x17, [sp, #16 * 8]
stp x18, x19, [sp, #16 * 9]
stp x20, x21, [sp, #16 * 10]
stp x22, x23, [sp, #16 * 11]
stp x24, x25, [sp, #16 * 12]
stp x26, x27, [sp, #16 * 13]
stp x28, x29, [sp, #16 * 14]
str x30, [sp, #16 * 15]
.endm
.macro kernel_exit
ldp x0, x1, [sp, #16 * 0]
ldp x2, x3, [sp, #16 * 1]
ldp x4, x5, [sp, #16 * 2]
ldp x6, x7, [sp, #16 * 3]
ldp x8, x9, [sp, #16 * 4]
ldp x10, x11, [sp, #16 * 5]
ldp x12, x13, [sp, #16 * 6]
ldp x14, x15, [sp, #16 * 7]
ldp x16, x17, [sp, #16 * 8]
ldp x18, x19, [sp, #16 * 9]
ldp x20, x21, [sp, #16 * 10]
ldp x22, x23, [sp, #16 * 11]
ldp x24, x25, [sp, #16 * 12]
ldp x26, x27, [sp, #16 * 13]
ldp x28, x29, [sp, #16 * 14]
ldr x30, [sp, #16 * 15]
add sp, sp, #S_FRAME_SIZE
eret
.endm
/*
* Exception vectors.
*/
.align 11
.globl vectors_el3
vectors_el3:
ventry sync_invalid_el3t // Synchronous EL3t
ventry irq_invalid_el3t // IRQ EL3t
ventry fiq_invalid_el3t // FIQ EL3t
ventry error_invalid_el3t // Error EL3t
ventry sync_invalid_el3h // Synchronous EL3h
ventry irq_invalid_el3h // IRQ EL3h
ventry fiq_invalid_el3h // FIQ EL3h
ventry error_invalid_el3h // Error EL3h
ventry sync_invalid_el2_64 // Synchronous 64-bit EL2
ventry irq_invalid_el2_64 // IRQ 64-bit EL2
ventry fiq_invalid_el2_64 // FIQ 64-bit EL2
ventry error_invalid_el2_64 // Error 64-bit EL2
ventry sync_invalid_el2_32 // Synchronous 32-bit EL2
ventry irq_invalid_el2_32 // IRQ 32-bit EL2
ventry fiq_invalid_el2_32 // FIQ 32-bit EL2
ventry error_invalid_el2_32 // Error 32-bit EL2
.align 11
.globl vectors_el2
vectors_el2:
ventry sync_invalid_el2t // Synchronous EL2t
ventry irq_invalid_el2t // IRQ EL2t
ventry fiq_invalid_el2t // FIQ EL2t
ventry error_invalid_el2t // Error EL2t
ventry sync_invalid_el2h // Synchronous EL2h
ventry irq_invalid_el2h // IRQ EL2h
ventry fiq_invalid_el2h // FIQ EL2h
ventry error_invalid_el2h // Error EL2h
ventry sync_invalid_el1_64 // Synchronous 64-bit EL1
ventry irq_invalid_el1_64 // IRQ 64-bit EL1
ventry fiq_invalid_el1_64 // FIQ 64-bit EL1
ventry error_invalid_el1_64 // Error 64-bit EL1
ventry sync_invalid_el1_32 // Synchronous 32-bit EL1
ventry irq_invalid_el1_32 // IRQ 32-bit EL1
ventry fiq_invalid_el1_32 // FIQ 32-bit EL1
ventry error_invalid_el1_32 // Error 32-bit EL1
.align 11
.globl vectors_el1
vectors_el1:
ventry sync_invalid_el1t // Synchronous EL1t
ventry irq_invalid_el1t // IRQ EL1t
ventry fiq_invalid_el1t // FIQ EL1t
ventry error_invalid_el1t // Error EL1t
ventry el1_sync // Synchronous EL1h
ventry el1_irq // IRQ EL1h
ventry fiq_invalid_el1h // FIQ EL1h
ventry error_invalid_el1h // Error EL1h
ventry sync_invalid_el0_64 // Synchronous 64-bit EL0
ventry irq_invalid_el0_64 // IRQ 64-bit EL0
ventry fiq_invalid_el0_64 // FIQ 64-bit EL0
ventry error_invalid_el0_64 // Error 64-bit EL0
ventry sync_invalid_el0_32 // Synchronous 32-bit EL0
ventry irq_invalid_el0_32 // IRQ 32-bit EL0
ventry fiq_invalid_el0_32 // FIQ 32-bit EL0
ventry error_invalid_el0_32 // Error 32-bit EL0
sync_invalid_el3t:
handle_invalid_entry SYNC_INVALID_EL3t
irq_invalid_el3t:
handle_invalid_entry IRQ_INVALID_EL3t
fiq_invalid_el3t:
handle_invalid_entry FIQ_INVALID_EL3t
error_invalid_el3t:
handle_invalid_entry ERROR_INVALID_EL3t
sync_invalid_el3h:
handle_invalid_entry SYNC_INVALID_EL3h
irq_invalid_el3h:
handle_invalid_entry IRQ_INVALID_EL3h
fiq_invalid_el3h:
handle_invalid_entry FIQ_INVALID_EL3h
error_invalid_el3h:
handle_invalid_entry ERROR_INVALID_EL3h
sync_invalid_el2_64:
handle_invalid_entry SYNC_INVALID_EL2_64
irq_invalid_el2_64:
handle_invalid_entry IRQ_INVALID_EL2_64
fiq_invalid_el2_64:
handle_invalid_entry FIQ_INVALID_EL2_64
error_invalid_el2_64:
handle_invalid_entry ERROR_INVALID_EL2_64
sync_invalid_el2_32:
handle_invalid_entry SYNC_INVALID_EL2_32
irq_invalid_el2_32:
handle_invalid_entry IRQ_INVALID_EL2_32
fiq_invalid_el2_32:
handle_invalid_entry FIQ_INVALID_EL2_32
error_invalid_el2_32:
handle_invalid_entry ERROR_INVALID_EL2_32
sync_invalid_el2t:
handle_invalid_entry SYNC_INVALID_EL2t
irq_invalid_el2t:
handle_invalid_entry IRQ_INVALID_EL2t
fiq_invalid_el2t:
handle_invalid_entry FIQ_INVALID_EL2t
error_invalid_el2t:
handle_invalid_entry ERROR_INVALID_EL2t
sync_invalid_el2h:
handle_invalid_entry SYNC_INVALID_EL2h
irq_invalid_el2h:
handle_invalid_entry IRQ_INVALID_EL2h
fiq_invalid_el2h:
handle_invalid_entry FIQ_INVALID_EL2h
error_invalid_el2h:
handle_invalid_entry ERROR_INVALID_EL2h
sync_invalid_el1_64:
handle_invalid_entry SYNC_INVALID_EL1_64
irq_invalid_el1_64:
handle_invalid_entry IRQ_INVALID_EL1_64
fiq_invalid_el1_64:
handle_invalid_entry FIQ_INVALID_EL1_64
error_invalid_el1_64:
handle_invalid_entry ERROR_INVALID_EL1_64
sync_invalid_el1_32:
handle_invalid_entry SYNC_INVALID_EL1_32
irq_invalid_el1_32:
handle_invalid_entry IRQ_INVALID_EL1_32
fiq_invalid_el1_32:
handle_invalid_entry FIQ_INVALID_EL1_32
error_invalid_el1_32:
handle_invalid_entry ERROR_INVALID_EL1_32
sync_invalid_el1t:
handle_invalid_entry SYNC_INVALID_EL1t
irq_invalid_el1t:
handle_invalid_entry IRQ_INVALID_EL1t
fiq_invalid_el1t:
handle_invalid_entry FIQ_INVALID_EL1t
error_invalid_el1t:
handle_invalid_entry ERROR_INVALID_EL1t
sync_invalid_el1h:
handle_invalid_entry SYNC_INVALID_EL1h
irq_invalid_el1h:
handle_invalid_entry IRQ_INVALID_EL1h
fiq_invalid_el1h:
handle_invalid_entry FIQ_INVALID_EL1h
error_invalid_el1h:
handle_invalid_entry ERROR_INVALID_EL1h
sync_invalid_el0_64:
handle_invalid_entry SYNC_INVALID_EL0_64
irq_invalid_el0_64:
handle_invalid_entry IRQ_INVALID_EL0_64
fiq_invalid_el0_64:
handle_invalid_entry FIQ_INVALID_EL0_64
error_invalid_el0_64:
handle_invalid_entry ERROR_INVALID_EL0_64
sync_invalid_el0_32:
handle_invalid_entry SYNC_INVALID_EL0_32
irq_invalid_el0_32:
handle_invalid_entry IRQ_INVALID_EL0_32
fiq_invalid_el0_32:
handle_invalid_entry FIQ_INVALID_EL0_32
error_invalid_el0_32:
handle_invalid_entry ERROR_INVALID_EL0_32
el1_sync:
kernel_entry
mrs x0, ESR_EL1
mrs x1, FAR_EL1
bl show_invalid_entry_message_el1_sync
b err_hang
el1_irq:
kernel_entry
bl ukplat_irq_handle
kernel_exit
.globl err_hang
err_hang: b err_hang