forked from CTSRD-CHERI/RVBS
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Makefile
219 lines (202 loc) · 7.42 KB
/
Makefile
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
#-
# Copyright (c) 2018 Alexandre Joannou
# All rights reserved.
#
# This software was developed by SRI International and the University of
# Cambridge Computer Laboratory (Department of Computer Science and
# Technology) under DARPA contract HR0011-18-C-0016 ("ECATS"), as part of the
# DARPA SSITH research programme.
#
# @BERI_LICENSE_HEADER_START@
#
# Licensed to BERI Open Systems C.I.C. (BERI) under one or more contributor
# license agreements. See the NOTICE file distributed with this work for
# additional information regarding copyright ownership. BERI licenses this
# file to you under the BERI Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License. You may obtain a copy of the License at:
#
# http://www.beri-open-systems.org/legal/license-1-0.txt
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied. See the License for the
# specific language governing permissions and limitations under the License.
#
# @BERI_LICENSE_HEADER_END@
#
RVFIDIIDIR = BSV-RVFI-DII
BIDDIR = BID
RECIPEDIR = $(BIDDIR)/Recipe
BITPATDIR = $(BIDDIR)/BitPat
BLUESTUFFDIR = $(BIDDIR)/BlueStuff
AXIDIR = $(BLUESTUFFDIR)/AXI
BLUEBASICSDIR = $(BLUESTUFFDIR)/BlueBasics
BLUEUTILSDIR = $(BLUESTUFFDIR)/BlueUtils
SOCKETUTILSDIR = $(BLUESTUFFDIR)/SocketPacketUtils
RVBSSRCDIR = src
CHERICAPLIBDIR = $(RVBSSRCDIR)/rvbs/cheri-cap-lib
CHERISOCDIR = $(RVBSSRCDIR)/toplevels/CHERISOC
CHERISOCPATH = $(CHERISOCDIR):$(CHERISOCDIR)/PISM/src:%/Libraries/TLM3:%/Libraries/Axi:$(CHERISOCDIR)/TagController/TagController:$(CHERISOCDIR)/TagController/TagController/CacheCore
BSVPATH = +:$(RVBSSRCDIR):$(RVBSSRCDIR)/rvbs:$(RVBSSRCDIR)/toplevels:$(BIDDIR):$(RECIPEDIR):$(BITPATDIR):$(BLUESTUFFDIR):$(AXIDIR):$(BLUEBASICSDIR):$(BLUEUTILSDIR):$(CHERICAPLIBDIR):$(CHERISOCPATH):$(RVFIDIIDIR)
RVBSSRCS = $(wildcard $(RVBSSRCDIR)/rvbs/*.bsv)
RVBSSRCS += $(wildcard $(RVBSSRCDIR)/*.bsv)
BSCFLAGS = -p $(BSVPATH) -check-assert
ifdef MEM_SIZE
BSCFLAGS += -D MEM_SIZE=$(MEM_SIZE)
endif
ifdef MEM_IMG
BSCFLAGS += -D MEM_IMG="\"$(MEM_IMG)\""
endif
ifdef MEM_DELAY
BSCFLAGS += -D MEM_DELAY
endif
ifdef NO_LOGS
BSCFLAGS += -D NO_LOGS
endif
ifdef PRINT_ABI_REG_NAME
BSCFLAGS += -D PRINT_ABI_REG_NAME
endif
ifdef FULL_ITRACE
BSCFLAGS += -D FULL_ITRACE
endif
RVBSNAME := rvbs
BSCFLAGS += -D XLEN32
ifeq ($(XLEN),64)
BSCFLAGS += -D XLEN64
RVBSNAME := $(RVBSNAME)-rv64
else
RVBSNAME := $(RVBSNAME)-rv32
endif
RVBSNAME := $(RVBSNAME)I
ifeq ($(RVM),1)
BSCFLAGS += -D RVM
RVBSNAME := $(RVBSNAME)M
endif
ifeq ($(RVC),1)
BSCFLAGS += -D RVC
RVBSNAME := $(RVBSNAME)C
endif
ifeq ($(RVN),1)
BSCFLAGS += -D RVN
USER_MODE = 1
RVBSNAME := $(RVBSNAME)N
endif
ifeq ($(RVZICSR),1)
BSCFLAGS += -D RVZICSR
RVBSNAME := $(RVBSNAME)Zicsr
endif
ifeq ($(RVZIFENCEI),1)
BSCFLAGS += -D RVZIFENCEI
RVBSNAME := $(RVBSNAME)Zifencei
endif
ifeq ($(RVXCHERI),1)
BSCFLAGS += -D RVXCHERI -D RISCV
RVBSNAME := $(RVBSNAME)Xcheri
endif
ifeq ($(SUPERVISOR_MODE),1)
BSCFLAGS += -D SUPERVISOR_MODE
USER_MODE = 1
RVBSNAME := $(RVBSNAME)-s
endif
ifeq ($(USER_MODE),1)
BSCFLAGS += -D USER_MODE
RVBSNAME := $(RVBSNAME)u
endif
ifeq ($(PMP),1)
BSCFLAGS += -D PMP
RVBSNAME := $(RVBSNAME)-pmp
endif
# generated files directories
BUILDDIR = build
BDIR = $(BUILDDIR)/$(RVBSNAME)-bdir
SIMDIR = $(BUILDDIR)/$(RVBSNAME)-simdir
OUTPUTDIR = output
VDIR = $(OUTPUTDIR)/$(RVBSNAME)-vdir
INFODIR = $(OUTPUTDIR)/$(RVBSNAME)-info
BSCFLAGS += -show-schedule -sched-dot
#BSCFLAGS += -show-rule-rel \* \*
#BSCFLAGS += -steps-warn-interval n
BSCFLAGS += -steps-warn-interval 3000000
#BSCFLAGS += +RTS -K40M -RTS
#BSCFLAGS += -show-range-conflict
BSCFLAGS += +RTS -K60M -RTS
BSC = bsc
#XXX Bluespec 2018 is not compatible with gcc > 4.9
#XXX This is actually problematic when using $test$plusargs/strings or something?
#CC = gcc-4.8
#CXX = g++-4.8
all: sim isa-test rvfi-dii verilog
ifeq ($(RVXCHERI),1)
TOPSIM = $(RVBSSRCDIR)/toplevels/Top_cheri.bsv
BSCFLAGS += -D MEM128
ifeq ($(XLEN),64)
BSCFLAGS += -D CAP128
else
BSCFLAGS += -D CAP64
endif
SIMFLAGS = -D BLUESIM -L . -l pism
SIMDEP = $(TOPSIM) $(RVBSSRCDIR) link-pism
CLEANSIMDEP = clean-link-pism
link-pism:
$(MAKE) -C $(CHERISOCDIR)/PISM/src/pismdev pism
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/libpism.so
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/dram.so
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/ethercap.so
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/uart.so
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/fb.so
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/sdcard.so
ln -fs $(CHERISOCDIR)/PISM/src/pismdev/virtio_block.so
ln -fs $(CHERISOCDIR)/PISM/memoryconfig
clean-link-pism:
$(MAKE) -C $(CHERISOCDIR)/PISM/src/pismdev clean
rm -f libpism.so
rm -f dram.so
rm -f ethercap.so
rm -f uart.so
rm -f fb.so
rm -f sdcard.so
rm -f virtio_block.so
rm -f memoryconfig
else
TOPSIM = $(RVBSSRCDIR)/toplevels/Top_sim.bsv
SIMDEP = $(TOPSIM) $(RVBSSRCDIR)
endif
sim: $(SIMDEP)
mkdir -p $(INFODIR)-sim $(BDIR)-sim $(SIMDIR)-sim $(OUTPUTDIR)
$(BSC) $(BSCFLAGS) $(SIMFLAGS) -bdir $(BDIR)-sim -simdir $(SIMDIR)-sim -info-dir $(INFODIR)-sim -sim -g mkRVBS_sim -u $<
CC=$(CC) CXX=$(CXX) $(BSC) $(BSCFLAGS) $(SIMFLAGS) -bdir $(BDIR)-sim -simdir $(SIMDIR)-sim -info-dir $(INFODIR)-sim -sim -o $(OUTPUTDIR)/$(RVBSNAME)-sim -e mkRVBS_sim $(BLUEUTILSDIR)/*.c $(SOCKETUTILSDIR)/*.c
isa-test: $(RVBSSRCDIR)/toplevels/Top_isa_test.bsv $(RVBSSRCS)
mkdir -p $(INFODIR)-isa-test $(BDIR)-isa-test $(SIMDIR)-isa-test $(OUTPUTDIR)
$(BSC) $(BSCFLAGS) -bdir $(BDIR)-isa-test -simdir $(SIMDIR)-isa-test -info-dir $(INFODIR)-isa-test -sim -g mkRVBS_isa_test -u $<
CC=$(CC) CXX=$(CXX) $(BSC) $(BSCFLAGS) -bdir $(BDIR)-isa-test -simdir $(SIMDIR)-isa-test -info-dir $(INFODIR)-isa-test -sim -o $(OUTPUTDIR)/$(RVBSNAME)-isa-test -e mkRVBS_isa_test $(BLUEUTILSDIR)/*.c $(SOCKETUTILSDIR)/*.c
rvfi-dii: $(RVBSSRCDIR)/toplevels/Top_rvfi_dii.bsv $(RVBSSRCS)
mkdir -p $(INFODIR)-rvfi-dii $(BDIR)-rvfi-dii $(SIMDIR)-rvfi-dii $(OUTPUTDIR)
$(BSC) $(BSCFLAGS) -D RVFI_DII -bdir $(BDIR)-rvfi-dii -simdir $(SIMDIR)-rvfi-dii -info-dir $(INFODIR)-rvfi-dii -sim -g mkRVBS_rvfi_dii -u $<
CC=$(CC) CXX=$(CXX) $(BSC) $(BSCFLAGS) -bdir $(BDIR)-rvfi-dii -simdir $(SIMDIR)-rvfi-dii -info-dir $(INFODIR)-rvfi-dii -sim -o $(OUTPUTDIR)/$(RVBSNAME)-rvfi-dii -e mkRVBS_rvfi_dii $(BLUEUTILSDIR)/*.c $(SOCKETUTILSDIR)/*.c
verilog: $(RVBSSRCS)
mkdir -p $(INFODIR)-verilog $(BDIR)-verilog $(VDIR)-verilog
$(BSC) $(BSCFLAGS) -bdir $(BDIR)-verilog -vdir $(VDIR)-verilog -info-dir $(INFODIR)-verilog -opt-undetermined-vals -unspecified-to X -D NO_LOGS -verilog -g mkRVBS_synth -u $(RVBSSRCDIR)/RVBS_Wrappers.bsv
.PHONY: clean clean-sim clean-isa-test clean-rvfi-dii clean-verilog
clean: clean-sim clean-isa-test clean-rvfi-dii clean-verilog
rm -rf $(BUILDDIR)
clean-sim: $(CLEANSIMDEP)
rm -rf $(BDIR)-sim $(SIMDIR)-sim
clean-isa-test:
rm -rf $(BDIR)-isa-test $(SIMDIR)-isa-test
clean-rvfi-dii:
rm -rf $(BDIR)-rvfi-dii $(SIMDIR)-rvfi-dii
clean-verilog:
rm -rf $(BDIR)-verilog
.PHONY: mrproper mrproper-sim mrproper-isa-test mrproper-rvfi-dii mrproper-verilog
mrproper: mrproper-sim mrproper-isa-test mrproper-rvfi-dii mrproper-verilog clean
rm -rf $(OUTPUTDIR)
mrproper-sim: clean-sim
#rm -rf $(INFODIR)-sim $(VDIR) $(OUTPUTDIR)-sim $(BUILDDIR)-sim
rm -rf $(INFODIR)-sim
mrproper-isa-test: clean-isa-test
rm -rf $(INFODIR)-isa-test
mrproper-rvfi-dii: clean-rvfi-dii
rm -rf $(INFODIR)-rvfi-dii
mrproper-verilog: clean-verilog
rm -rf $(INFODIR)-verilog $(VDIR)-verilog