Skip to content

Pull requests: llvm/circt

New pull request New
147 Open 5,619 Closed
147 Open 5,619 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[RTG][RTGTest] Add CAPI and a basic lowering pipeline RTG Involving the `rtg` dialect
#7882 opened Nov 23, 2024 by maerhart Loading…
[FIRRTL] Make IMDCE work for ops w/ regions/blocks
#7881 opened Nov 23, 2024 by seldridge Loading…
[VerifToSMT] Only update registers on clock posedge bug Something isn't working SMT
#7878 opened Nov 22, 2024 by TaoBi22 Loading…
[RTG] Add ElaborationPass RTG Involving the `rtg` dialect
#7876 opened Nov 22, 2024 by maerhart Loading…
[ExtractInstances] Append original instance name to path in metadata
#7872 opened Nov 21, 2024 by prithayan Loading…
1
[Verif] LowerContractsPass
#7870 opened Nov 21, 2024 by leonardt Loading…
[Calyx] Lower Arith CmpFOp to Calyx
#7860 opened Nov 21, 2024 by jiahanxie353 Loading…
4
[HandshakeToDC] Getting some working tests HandshakeToDC
#7858 opened Nov 20, 2024 by teqdruid • Draft
1
[RTG] Add TestOp, TargetOp, and DictType RTG Involving the `rtg` dialect
#7856 opened Nov 20, 2024 by maerhart Loading…
[PyCDE][Handshake] Add bindings for Handshake functions Handshake PyCDE Python CIRCT Design Entry API
#7849 opened Nov 19, 2024 by teqdruid • Draft
[firtool] Run LowerFormalToHW pass when emitting SV FIRRTL Involving the `firrtl` dialect verif
#7837 opened Nov 19, 2024 by fabianschuiki Loading…
[Ibis] Rename to 'Kanagawa' Kanagawa
#7832 opened Nov 18, 2024 by teqdruid Loading…
2
[ImportVerilog] Bump slang
#7792 opened Nov 10, 2024 by hovind • Draft
1 of 3 tasks
18
[ImportVerilog] add stream concat operation Moore
#7784 opened Nov 8, 2024 by chenbo-again Loading…
30
[FIRRTL] infer more return types in asm format FIRRTL Involving the `firrtl` dialect
#7781 opened Nov 7, 2024 by youngar • Draft
2
[Draft] [OpLib] Create a Dialect for Representing Operator Libraries
#7771 opened Nov 4, 2024 by andrewb1999 • Draft
1
Use getDiscardableAttr to access discardable attributes
#7761 opened Nov 1, 2024 by rwy7 Loading…
[FIRRTL] Add a new FIRRTL annotation to specify type lowering behavior of module body
#7751 opened Oct 30, 2024 by uenoku Loading…
2
RFC: [AIG] Add an AIG dialect and circt-synth
#7717 opened Oct 20, 2024 by uenoku • Draft
95
[SCFToCalyx] If op with sequential condition Calyx The Calyx dialect
#7687 opened Oct 9, 2024 by jiahanxie353 Loading…
20
[RFC][Sim] Add triggered simulation procedures
#7676 opened Oct 8, 2024 by fzi-hielscher Loading…
6
SCF IndexSwitch to nested If-Else
#7670 opened Oct 6, 2024 by jiahanxie353 Loading…
14
[FIRRTL][CAPI] Add documentation
#7668 opened Oct 5, 2024 by SpriteOvO Loading…
2
[HWToSMT] ArrayCreateOp and ArrayGetOp support
#7666 opened Oct 4, 2024 by maerhart Loading…
1
5
[Not-for-commit] Demonstrate Yosys integration
#7663 opened Oct 4, 2024 by uenoku • Draft
ProTip! Mix and match filters to narrow down what you’re looking for.