repositories Search Results · repo:rubinsteina13/SV_I2S_RX_CORE language:SystemVerilog

Filter by

• • Code... (...)results
  • Issues

    results
  • Pull requests

    results
  • Discussions

    results
  • Commits

    results
  • Packages

    results
  • Wikis

    results

• Advanced

  • ‎Owner‎
  • ‎Size‎
  • ‎Number of followers‎
  • ‎Number of forks‎
  • ‎Number of stars‎
  • ‎Date created‎
  • ‎Date pushed‎
  • ‎Topic‎
  • ‎License‎
  • ‎Archived‎
  • ‎Public‎
  • ‎Private‎
• Advanced search

Code... (...)

0 files

 (91 ms)

0 files

inrubinsteina13/SV_I2S_RX_CORE (press backspace or delete to remove)

Sort by: Best match

Filter

rubinsteina13/SV_I2S_RX_CORE

Synthesizable SystemVerilog IP-Core of the I2S Receiver

fpga

verilog

systemverilog

hdl

system-verilog

• SystemVerilog
·
• 9
·
• Updated
  on Jun 7, 2020

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.