forked from pulp-platform/axi
-
Notifications
You must be signed in to change notification settings - Fork 1
/
axi_bus_compare.sv
587 lines (526 loc) · 23.1 KB
/
axi_bus_compare.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
// Copyright (c) 2019-2020 ETH Zurich, University of Bologna
//
// Copyright and related rights are licensed under the Solderpad Hardware
// License, Version 0.51 (the "License"); you may not use this file except in
// compliance with the License. You may obtain a copy of the License at
// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
// or agreed to in writing, software, hardware and materials distributed under
// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied. See the License for the
// specific language governing permissions and limitations under the License.
//
// Authors:
// - Thomas Benz <[email protected]>
/// Synthesizable test module comparing two AXI channels of the same type
/// This module is meant to be used in FPGA-based verification.
module axi_bus_compare #(
/// ID width of the AXI4+ATOP interface
parameter int unsigned AxiIdWidth = 32'd0,
/// FIFO depth
parameter int unsigned FifoDepth = 32'd0,
/// AW channel type of the AXI4+ATOP interface
parameter type axi_aw_chan_t = logic,
/// W channel type of the AXI4+ATOP interface
parameter type axi_w_chan_t = logic,
/// B channel type of the AXI4+ATOP interface
parameter type axi_b_chan_t = logic,
/// AR channel type of the AXI4+ATOP interface
parameter type axi_ar_chan_t = logic,
/// R channel type of the AXI4+ATOP interface
parameter type axi_r_chan_t = logic,
/// Request struct type of the AXI4+ATOP slave port
parameter type axi_req_t = logic,
/// Response struct type of the AXI4+ATOP slave port
parameter type axi_rsp_t = logic,
/// ID type (*do not overwrite*)
parameter type id_t = logic [2**AxiIdWidth-1:0]
)(
/// Clock
input logic clk_i,
/// Asynchronous reset, active low
input logic rst_ni,
/// Testmode
input logic testmode_i,
/// AXI4+ATOP A channel request in
input axi_req_t axi_a_req_i,
/// AXI4+ATOP A channel response out
output axi_rsp_t axi_a_rsp_o,
/// AXI4+ATOP A channel request out
output axi_req_t axi_a_req_o,
/// AXI4+ATOP A channel response in
input axi_rsp_t axi_a_rsp_i,
/// AXI4+ATOP B channel request in
input axi_req_t axi_b_req_i,
/// AXI4+ATOP B channel response out
output axi_rsp_t axi_b_rsp_o,
/// AXI4+ATOP B channel request out
output axi_req_t axi_b_req_o,
/// AXI4+ATOP B channel response in
input axi_rsp_t axi_b_rsp_i,
/// AW mismatch
output id_t aw_mismatch_o,
/// W mismatch
output logic w_mismatch_o,
/// B mismatch
output id_t b_mismatch_o,
/// AR mismatch
output id_t ar_mismatch_o,
/// R mismatch
output id_t r_mismatch_o,
/// General mismatch
output logic mismatch_o,
/// Unit is busy
output logic busy_o
);
//-----------------------------------
// Channel Signals
//-----------------------------------
// assign request payload A
assign axi_a_req_o.aw = axi_a_req_i.aw;
assign axi_a_req_o.w = axi_a_req_i.w;
assign axi_a_req_o.ar = axi_a_req_i.ar;
// assign response payload A
assign axi_a_rsp_o.r = axi_a_rsp_i.r;
assign axi_a_rsp_o.b = axi_a_rsp_i.b;
// assign request payload B
assign axi_b_req_o.aw = axi_b_req_i.aw;
assign axi_b_req_o.w = axi_b_req_i.w;
assign axi_b_req_o.ar = axi_b_req_i.ar;
// assign response payload B
assign axi_b_rsp_o.r = axi_b_rsp_i.r;
assign axi_b_rsp_o.b = axi_b_rsp_i.b;
// fifo handshaking signals A
id_t fifo_valid_aw_a, fifo_ready_aw_a;
id_t fifo_valid_b_a, fifo_ready_b_a;
id_t fifo_valid_ar_a, fifo_ready_ar_a;
id_t fifo_valid_r_a, fifo_ready_r_a;
logic fifo_sel_valid_aw_a, fifo_sel_ready_aw_a;
logic fifo_sel_valid_w_a, fifo_sel_ready_w_a;
logic fifo_sel_valid_b_a, fifo_sel_ready_b_a;
logic fifo_sel_valid_ar_a, fifo_sel_ready_ar_a;
logic fifo_sel_valid_r_a, fifo_sel_ready_r_a;
// fifo handshaking signals B
id_t fifo_valid_aw_b, fifo_ready_aw_b;
id_t fifo_valid_b_b, fifo_ready_b_b;
id_t fifo_valid_ar_b, fifo_ready_ar_b;
id_t fifo_valid_r_b, fifo_ready_r_b;
logic fifo_sel_valid_aw_b, fifo_sel_ready_aw_b;
logic fifo_sel_valid_w_b, fifo_sel_ready_w_b;
logic fifo_sel_valid_b_b, fifo_sel_ready_b_b;
logic fifo_sel_valid_ar_b, fifo_sel_ready_ar_b;
logic fifo_sel_valid_r_b, fifo_sel_ready_r_b;
//-----------------------------------
// FIFO Output Signals
//-----------------------------------
id_t fifo_cmp_valid_aw_a;
logic fifo_cmp_valid_w_a;
id_t fifo_cmp_valid_b_a;
id_t fifo_cmp_valid_ar_a;
id_t fifo_cmp_valid_r_a;
id_t fifo_cmp_valid_aw_b;
logic fifo_cmp_valid_w_b;
id_t fifo_cmp_valid_b_b;
id_t fifo_cmp_valid_ar_b;
id_t fifo_cmp_valid_r_b;
axi_aw_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_aw_a;
axi_w_chan_t fifo_cmp_data_w_a;
axi_b_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_b_a;
axi_ar_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_ar_a;
axi_r_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_r_a;
axi_aw_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_aw_b;
axi_w_chan_t fifo_cmp_data_w_b;
axi_b_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_b_b;
axi_ar_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_ar_b;
axi_r_chan_t [2**AxiIdWidth-1:0] fifo_cmp_data_r_b;
//-----------------------------------
// Channel A stream forks
//-----------------------------------
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_aw_a (
.clk_i,
.rst_ni,
.valid_i ( axi_a_req_i.aw_valid ),
.ready_o ( axi_a_rsp_o.aw_ready ),
.valid_o ( {fifo_sel_valid_aw_a, axi_a_req_o.aw_valid} ),
.ready_i ( {fifo_sel_ready_aw_a, axi_a_rsp_i.aw_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_w_a (
.clk_i,
.rst_ni,
.valid_i ( axi_a_req_i.w_valid ),
.ready_o ( axi_a_rsp_o.w_ready ),
.valid_o ( {fifo_sel_valid_w_a, axi_a_req_o.w_valid} ),
.ready_i ( {fifo_sel_ready_w_a, axi_a_rsp_i.w_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_b_a (
.clk_i,
.rst_ni,
.valid_i ( axi_a_rsp_i.b_valid ),
.ready_o ( axi_a_req_o.b_ready ),
.valid_o ( {fifo_sel_valid_b_a, axi_a_rsp_o.b_valid} ),
.ready_i ( {fifo_sel_ready_b_a, axi_a_req_i.b_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_ar_a (
.clk_i,
.rst_ni,
.valid_i ( axi_a_req_i.ar_valid ),
.ready_o ( axi_a_rsp_o.ar_ready ),
.valid_o ( {fifo_sel_valid_ar_a, axi_a_req_o.ar_valid} ),
.ready_i ( {fifo_sel_ready_ar_a, axi_a_rsp_i.ar_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_r_a (
.clk_i,
.rst_ni,
.valid_i ( axi_a_rsp_i.r_valid ),
.ready_o ( axi_a_req_o.r_ready ),
.valid_o ( {fifo_sel_valid_r_a, axi_a_rsp_o.r_valid} ),
.ready_i ( {fifo_sel_ready_r_a, axi_a_req_i.r_ready} )
);
//-----------------------------------
// Channel A FIFOs
//-----------------------------------
for (genvar id = 0; id < 2**AxiIdWidth; id++) begin : gen_fifos_a
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_aw_chan_t )
) i_stream_fifo_aw_a (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_a_req_i.aw ),
.valid_i ( fifo_valid_aw_a [id] ),
.ready_o ( fifo_ready_aw_a [id] ),
.data_o ( fifo_cmp_data_aw_a [id] ),
.valid_o ( fifo_cmp_valid_aw_a [id] ),
.ready_i ( fifo_cmp_valid_aw_a [id] & fifo_cmp_valid_aw_b [id] )
);
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_b_chan_t )
) i_stream_fifo_b_a (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_a_rsp_i.b ),
.valid_i ( fifo_valid_b_a [id] ),
.ready_o ( fifo_ready_b_a [id] ),
.data_o ( fifo_cmp_data_b_a [id] ),
.valid_o ( fifo_cmp_valid_b_a [id] ),
.ready_i ( fifo_cmp_valid_b_a [id] & fifo_cmp_valid_b_b [id] )
);
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_ar_chan_t )
) i_stream_fifo_ar_a (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_a_req_i.ar ),
.valid_i ( fifo_valid_ar_a [id] ),
.ready_o ( fifo_ready_ar_a [id] ),
.data_o ( fifo_cmp_data_ar_a [id] ),
.valid_o ( fifo_cmp_valid_ar_a [id] ),
.ready_i ( fifo_cmp_valid_ar_a [id] & fifo_cmp_valid_ar_b [id] )
);
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_r_chan_t )
) i_stream_fifo_r_a (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_a_rsp_i.r ),
.valid_i ( fifo_valid_r_a [id] ),
.ready_o ( fifo_ready_r_a [id] ),
.data_o ( fifo_cmp_data_r_a [id] ),
.valid_o ( fifo_cmp_valid_r_a [id] ),
.ready_i ( fifo_cmp_valid_r_a [id] & fifo_cmp_valid_r_b [id] )
);
end
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_w_chan_t )
) i_stream_fifo_w_a (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_a_req_i.w ),
.valid_i ( fifo_sel_valid_w_a ),
.ready_o ( fifo_sel_ready_w_a ),
.data_o ( fifo_cmp_data_w_a ),
.valid_o ( fifo_cmp_valid_w_a ),
.ready_i ( fifo_cmp_valid_w_a & fifo_cmp_valid_w_b )
);
//-----------------------------------
// Input Handshaking A
//-----------------------------------
always_comb begin : gen_handshaking_a
for (int id = 0; id < 2**AxiIdWidth; id++) begin
// aw
// defaults
fifo_valid_aw_a = '0;
fifo_sel_ready_aw_a = '0;
// assign according id
fifo_valid_aw_a [axi_a_req_i.aw.id] = fifo_sel_valid_aw_a;
fifo_sel_ready_aw_a = fifo_ready_aw_a[axi_a_req_i.aw.id];
// b
// defaults
fifo_valid_b_a = '0;
fifo_sel_ready_b_a = '0;
// assign according id
fifo_valid_b_a [axi_a_rsp_i.b.id] = fifo_sel_valid_b_a;
fifo_sel_ready_b_a = fifo_ready_b_a[axi_a_rsp_i.b.id];
// ar
// defaults
fifo_valid_ar_a = '0;
fifo_sel_ready_ar_a = '0;
// assign according id
fifo_valid_ar_a [axi_a_req_i.ar.id] = fifo_sel_valid_ar_a;
fifo_sel_ready_ar_a = fifo_ready_ar_a[axi_a_req_i.ar.id];
// b
// defaults
fifo_valid_r_a = '0;
fifo_sel_ready_r_a = '0;
// assign according id
fifo_valid_r_a [axi_a_rsp_i.r.id] = fifo_sel_valid_r_a;
fifo_sel_ready_r_a = fifo_ready_r_a[axi_a_rsp_i.r.id];
end
end
//-----------------------------------
// Channel B stream forks
//-----------------------------------
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_aw_b (
.clk_i,
.rst_ni,
.valid_i ( axi_b_req_i.aw_valid ),
.ready_o ( axi_b_rsp_o.aw_ready ),
.valid_o ( {fifo_sel_valid_aw_b, axi_b_req_o.aw_valid} ),
.ready_i ( {fifo_sel_ready_aw_b, axi_b_rsp_i.aw_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_w_b (
.clk_i,
.rst_ni,
.valid_i ( axi_b_req_i.w_valid ),
.ready_o ( axi_b_rsp_o.w_ready ),
.valid_o ( {fifo_sel_valid_w_b, axi_b_req_o.w_valid} ),
.ready_i ( {fifo_sel_ready_w_b, axi_b_rsp_i.w_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_b_b (
.clk_i,
.rst_ni,
.valid_i ( axi_b_rsp_i.b_valid ),
.ready_o ( axi_b_req_o.b_ready ),
.valid_o ( {fifo_sel_valid_b_b, axi_b_rsp_o.b_valid} ),
.ready_i ( {fifo_sel_ready_b_b, axi_b_req_i.b_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_ar_b (
.clk_i,
.rst_ni,
.valid_i ( axi_b_req_i.ar_valid ),
.ready_o ( axi_b_rsp_o.ar_ready ),
.valid_o ( {fifo_sel_valid_ar_b, axi_b_req_o.ar_valid} ),
.ready_i ( {fifo_sel_ready_ar_b, axi_b_rsp_i.ar_ready} )
);
stream_fork #(
.N_OUP ( 32'd2 )
) i_stream_fork_r_b (
.clk_i,
.rst_ni,
.valid_i ( axi_b_rsp_i.r_valid ),
.ready_o ( axi_b_req_o.r_ready ),
.valid_o ( {fifo_sel_valid_r_b, axi_b_rsp_o.r_valid} ),
.ready_i ( {fifo_sel_ready_r_b, axi_b_req_i.r_ready} )
);
//-----------------------------------
// Channel B FIFOs
//-----------------------------------
for (genvar id = 0; id < 2**AxiIdWidth; id++) begin : gen_fifos_b
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_aw_chan_t )
) i_stream_fifo_aw_b (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_b_req_i.aw ),
.valid_i ( fifo_valid_aw_b [id] ),
.ready_o ( fifo_ready_aw_b [id] ),
.data_o ( fifo_cmp_data_aw_b [id] ),
.valid_o ( fifo_cmp_valid_aw_b [id] ),
.ready_i ( fifo_cmp_valid_aw_a [id] & fifo_cmp_valid_aw_b [id] )
);
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_b_chan_t )
) i_stream_fifo_b_b (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_b_rsp_i.b ),
.valid_i ( fifo_valid_b_b [id] ),
.ready_o ( fifo_ready_b_b [id] ),
.data_o ( fifo_cmp_data_b_b [id] ),
.valid_o ( fifo_cmp_valid_b_b [id] ),
.ready_i ( fifo_cmp_valid_b_a [id] & fifo_cmp_valid_b_b [id] )
);
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_ar_chan_t )
) i_stream_fifo_ar_b (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_b_req_i.ar ),
.valid_i ( fifo_valid_ar_b [id] ),
.ready_o ( fifo_ready_ar_b [id] ),
.data_o ( fifo_cmp_data_ar_b [id] ),
.valid_o ( fifo_cmp_valid_ar_b [id] ),
.ready_i ( fifo_cmp_valid_ar_a [id] & fifo_cmp_valid_ar_b [id] )
);
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_r_chan_t )
) i_stream_fifo_r_b (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_b_rsp_i.r ),
.valid_i ( fifo_valid_r_b [id] ),
.ready_o ( fifo_ready_r_b [id] ),
.data_o ( fifo_cmp_data_r_b [id] ),
.valid_o ( fifo_cmp_valid_r_b [id] ),
.ready_i ( fifo_cmp_valid_r_a [id] & fifo_cmp_valid_r_b [id] )
);
end
stream_fifo #(
.FALL_THROUGH ( 1'b0 ),
.DATA_WIDTH ( 1'b0 ),
.DEPTH ( FifoDepth ),
.T ( axi_w_chan_t )
) i_stream_fifo_w_b (
.clk_i,
.rst_ni,
.testmode_i,
.flush_i ( 1'b0 ),
.usage_o ( /* NOT CONNECTED */ ),
.data_i ( axi_b_req_i.w ),
.valid_i ( fifo_sel_valid_w_b ),
.ready_o ( fifo_sel_ready_w_b ),
.data_o ( fifo_cmp_data_w_b ),
.valid_o ( fifo_cmp_valid_w_b ),
.ready_i ( fifo_cmp_valid_w_a & fifo_cmp_valid_w_b )
);
//-----------------------------------
// Input Handshaking B
//-----------------------------------
always_comb begin : gen_handshaking_b
for (int id = 0; id < 2**AxiIdWidth; id++) begin
// aw
// defaults
fifo_valid_aw_b = '0;
fifo_sel_ready_aw_b = '0;
// assign according id
fifo_valid_aw_b [axi_b_req_i.aw.id] = fifo_sel_valid_aw_b;
fifo_sel_ready_aw_b = fifo_ready_aw_b[axi_b_req_i.aw.id];
// b
// defaults
fifo_valid_b_b = '0;
fifo_sel_ready_b_b = '0;
// assign according id
fifo_valid_b_b [axi_b_rsp_i.b.id] = fifo_sel_valid_b_b;
fifo_sel_ready_b_b = fifo_ready_b_b[axi_b_rsp_i.b.id];
// ar
// defaults
fifo_valid_ar_b = '0;
fifo_sel_ready_ar_b = '0;
// assign according id
fifo_valid_ar_b [axi_b_req_i.ar.id] = fifo_sel_valid_ar_b;
fifo_sel_ready_ar_b = fifo_ready_ar_b[axi_b_req_i.ar.id];
// b
// defaults
fifo_valid_r_b = '0;
fifo_sel_ready_r_b = '0;
// assign according id
fifo_valid_r_b [axi_b_rsp_i.r.id] = fifo_sel_valid_r_b;
fifo_sel_ready_r_b = fifo_ready_r_b[axi_b_rsp_i.r.id];
end
end
//-----------------------------------
// Comparison
//-----------------------------------
for (genvar id = 0; id < 2**AxiIdWidth; id++) begin : gen_cmp
assign aw_mismatch_o [id] = (fifo_cmp_valid_aw_a [id] & fifo_cmp_valid_aw_b [id]) ?
fifo_cmp_data_aw_a [id] == fifo_cmp_data_aw_b [id] : '0;
assign b_mismatch_o [id] = (fifo_cmp_valid_b_a [id] & fifo_cmp_valid_b_b [id]) ?
fifo_cmp_data_b_a [id] == fifo_cmp_data_b_b [id] : '0;
assign ar_mismatch_o [id] = (fifo_cmp_valid_ar_a [id] & fifo_cmp_valid_ar_b [id]) ?
fifo_cmp_data_ar_a [id] == fifo_cmp_data_ar_b [id] : '0;
assign r_mismatch_o [id] = (fifo_cmp_valid_r_a [id] & fifo_cmp_valid_r_b [id]) ?
fifo_cmp_data_r_a [id] == fifo_cmp_data_r_b [id] : '0;
end
assign w_mismatch_o = (fifo_cmp_valid_w_a & fifo_cmp_valid_w_b ) ?
fifo_cmp_data_w_a != fifo_cmp_data_w_b : '0;
//-----------------------------------
// Outputs
//-----------------------------------
assign busy_o = (|fifo_cmp_valid_aw_a) | (|fifo_cmp_valid_aw_b) |
(|fifo_cmp_valid_w_a) | (|fifo_cmp_valid_w_b) |
(|fifo_cmp_valid_b_a) | (|fifo_cmp_valid_b_b) |
(|fifo_cmp_valid_ar_a) | (|fifo_cmp_valid_ar_b) |
(|fifo_cmp_valid_r_a) | (|fifo_cmp_valid_r_b);
assign mismatch_o = (|aw_mismatch_o) | (|w_mismatch_o) | (|b_mismatch_o) |
(|ar_mismatch_o) | (|r_mismatch_o);
endmodule : axi_bus_compare