Skip to content
This repository has been archived by the owner on Jun 10, 2022. It is now read-only.

Latest commit

 

History

History
76 lines (70 loc) · 3.06 KB

todo.md

File metadata and controls

76 lines (70 loc) · 3.06 KB
Raw

BUG

  • Fix B(default -> True)

spinal.core

  • Ram with only 1 line are emitted with zero width removed address
  • Mem API BigInt size missing
  • Add more double comparaison into fixedpoints
  • Fixedpoints, check construction arguments
  • Bits reg with init to big error message
  • Need better error when inside a when, something to big is assigned
  • Add regression for all implicit spinal hdl check like latch, comb loop etc
  • add xxx := (default -> True) support (no B/U/S prefix)
  • Add time/frequency DSL
  • Do a improvment run on Mem (writeFirst, black box, vendor/family support, ...)
  • MemBlackboxer currently manipulate Mem graph before with inferation (OK), but before with check (KO)
  • Add version number into elaboration logs
  • Function for compinent without the io_ prefix on IO
  • Add option to disable the pkg generation in VHDL
  • naming rules transformator in SpinalConfig
  • Check xilinx and altera FF about synchronus reset + clock enable interaction kind
  • Add rotate left support in the verilog backend
  • Better mux Nodes (more than two inputs)
  • Remove the generation of when nodes condition when they are emited as a case statments
  • Rework Namable trait, to allow it to be named by composition + postfix, and maybe to work with Ownable trait for hearchical naming
  • bool/bits/uint/sint should extends dataimper to avoid implicites and allow implicite area to uint
  • Range generator
  • add SlowArea
  • Add git commit number in logs
  • Fix name allocation scopes
  • Rework Hz and times DSL with strongly typed classes
  • Catch null pointer exception and document it
  • start in FSM
  • Usage of binary array for Rom initialization instead of BaseType + literals
  • Emit HTML from BusSlaveFactory

spinal.lib

  • Check queue minimal latency of queue for AXI4WriteArbiter (probably 2, which is bad)
  • Finalise and document many Stream utils
  • More spinal.lib basic utils (priority encoder, ..)
  • spinal.lib.com.spi
  • spinal.lib.com.serial
  • spinal.lib.com.8b/10b
  • spinal.lib.misc.pwm
  • spinal.lib.misc.pdm
  • spinal.lib.misc.dds

spinal.tester

  • spinal.lib.StreamFork
  • spinal.lib.StreamDemux
  • spinal.lib.StreamCCByToggle
  • spinal.lib.StreamDispatcherInOrder
  • spinal.lib.StreamFlowArbiter
  • spinal.lib.StreamArbiter
  • spinal.lib.StreamMux
  • spinal.lib.EventEmitter
  • spinal.lib.StreamJoin
  • spinal.lib.FlowCCByToggle

http://spinalhdl.github.io/SpinalDoc/

  • Document @dontName + val vs def for rom init pruned stuff
  • component.rework
  • MemBlackboxers
  • Custom phases
  • spinal.lib.StreamFork
  • wait verification spinal.lib.StreamDemux
  • wait verification spinal.lib.StreamCCByToggle
  • spinal.lib.StreamDispatcherInOrder
  • spinal.lib.StreamFlowArbiter
  • spinal.lib.StreamArbiter
  • wait verification spinal.lib.StreamMux
  • wait verification spinal.lib.EventEmitter
  • spinal.lib.StreamJoin
  • spinal.lib.RegFlow
  • wait verification spinal.lib.FlowCCByToggle