An inference model of LeNeT 1 architecture in Verilog.
This Repository contains Implimentation files of Inference model of LeNeT 1 archietecture in Verilog and training model in Python.
-
Notifications
You must be signed in to change notification settings - Fork 0
GauravViramgami/LeNet-1-Inference-Model-Verilog
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
An inference model of LeNeT 1 architecture in Verilog
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published