Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

proof of concept coherent dma fix #1762

Merged
merged 2 commits into from
Sep 2, 2023
Merged

proof of concept coherent dma fix #1762

merged 2 commits into from
Sep 2, 2023

Commits on Sep 2, 2023

  1. soc/intregation: fix cpu name in logging 

    Fixed CPU name being reported as irq name in logging.

```
INFO:SoC:CPU vexriscv_smp adding Interrupt(s).
INFO:SoCIRQHandler:noirq IRQ added at Location 0.
INFO:SoC:CPU noirq adding DMA Bus.
INFO:SoCDMABusHandler:Creating Bus Handler...
```
    Andrew Dennison committed Sep 2, 2023
    Configuration menu
    Copy the full SHA
    48ab96f View commit details
    Browse the repository at this point in the history

  2. vexrisc_smp: fix DMA bus address_width calculation

    Andrew Dennison committed Sep 2, 2023
    Configuration menu
    Copy the full SHA
    1bb4d29 View commit details
    Browse the repository at this point in the history