An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
Updated
Nov 26, 2024 - Scala
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors
Add a description, image, and links to the firesim topic page so that developers can more easily learn about it.
To associate your repository with the firesim topic, visit your repo's landing page and select "manage topics."