This project is a soft introduction to digital design and FPGA development.
- rtl: contains the synthesizable code of the project
- tb: Testbench directory, contains verif environment
- syn: Tool dependant synthesis scripts and constraints
- examples: Board dependant projects
- lib: Device abstraction code
- scripts: Scripts.... whenever it will be required