Selevy is extremely simple implementation of a sigle-cycle RISC-V CPU in Verilog.
-
Notifications
You must be signed in to change notification settings - Fork 0
yumaueda/selevy
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Simple implementation of RISC-V RV32IM CPU.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published